PIC18F4539-E/ML【PDF 59/322 页】IC PIC MCU FLASH 12KX16 44QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3879

55页 56页 57页 58页 [59页]60页 61页 62页 63页

2002 Microchip Technology Inc.

Preliminary

DS30485A-page 149

PIC18FXX39

16.4.6

MASTER MODE

Master mode is enabled by setting and clearing the

appropriate SSPM bits in SSPCON1 and by setting the

SSPEN bit. In Master mode, the SCL and SDA lines

are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt

generation on the detection of the START and STOP

conditions. The STOP (P) and START (S) bits are

cleared from a RESET or when the MSSP module is

disabled. Control of the I2C bus may be taken when the

P bit is set or the bus is IDLE, with both the S and P bits

clear.

In Firmware Controlled Master mode, user code con-

ducts all I2C bus operations based on START and

STOP bit conditions.

Once Master mode is enabled, the user has six

options.

Assert a START condition on SDA and SCL.

Assert a Repeated START condition on SDA

and SCL.

Write to the SSPBUF register initiating

transmission of data/address.

Configure the I2C port to receive data.

Generate an Acknowledge condition at the end

of a received byte of data.

Generate a STOP condition on SDA and SCL.

The following events will cause SSP interrupt flag bit,

SSPIF, to be set (SSP interrupt if enabled):

START condition

STOP condition

Data transfer byte transmitted/received

Acknowledge Transmit

Repeated START

FIGURE 16-16:

MSSP BLOCK DIAGRAM (I2C MASTER MODE)

Note:

The MSSP Module, when configured in I2C

Master mode, does not allow queueing of

events. For instance, the user is not

allowed to initiate a START condition and

immediately write the SSPBUF register to

initiate transmission before the START

condition is complete. In this case, the

SSPBUF will not be written to and the

WCOL bit will be set, indicating that a write

to the SSPBUF did not occur.

Read

Write

SSPSR

START bit, STOP bit,

START bit Detect

SSPBUF

Internal

Data Bus

Set/Reset, S, P, WCOL (SSPSTAT)

Shift

Clock

MSb

LSb

SDA

Acknowledge

Generate

STOP bit Detect

Write Collision Detect

Clock Arbitration

State Counter for

end of XMIT/RCV

SCL

SCL in

Bus Collision

SDA in

Rec

ive

nable

Cloc

Clock

Det

(hold

ksourc

)

SSPADD<6:0>

Baud

Set SSPIF, BCLIF

Reset ACKSTAT, PEN (SSPCON2)

Rate

Generator

SSPM3:SSPM0

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式